## Features

- Quad 50 mA outputs
- Dual 500 mA outputs
- Operating range $V_{\mathrm{S}}=5 \mathrm{~V} \pm 5 \%$
- Output stages with power limiting
- Open-collector outputs
- Shorted load protected within operating range
- Clamp-diodes to ground
- Status signaling
- TTL-compatible control inputs

- Overtemperature monitoring
- Temperature range - 40 to $125^{\circ} \mathrm{C}$

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| TLE 4226 G | Q67000-A9118 | P-DSO-24-3 (SMD) |

New type

TLE 4226 G is an integrated, sixfold low-side power switch with power limiting of the 0.5 A outputs, shorted-load protection of the 50 mA switches and Z -diodes on all switches from output to ground. TLE 4226 G is particularly suitable for automotive and industrial applications.

TLE 4226 G

## Pin Configuration

(top view)

| \|N1 ${ }^{1}$ | $\bigcirc$ | 24 | $\square$ Q1 |
| :---: | :---: | :---: | :---: |
| IN2 ${ }^{\text {a }}$ |  | 23 | DQ2 |
| IN3 $\square^{\text {a }}$ |  | 22 | $\square$ Q3 |
| IN4 $\square^{4}$ |  | 21 | DQ4 |
| GND [-5 |  | 20 | $\square G N D$ |
| GND ${ }^{6}$ |  | 19 | $\square G N D$ |
| GND - 7 |  | 18 | $\square G N D$ |
| GND [-3 |  | 17 | $\square G N D$ |
| IN5 ${ }^{\text {a }} 9$ |  | 16 | DQ5 |
| IN6 - 10 |  | 15 | DQ6 |
| StA [11 |  | 14 | $\square$ PREFST |
| StD $\square^{12}$ |  | 13 | $\square V_{S}$ |

IEP01154

## Pin Definitions and Functions

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | IN1 | Input switch 1, active high $(50 \mathrm{~mA})$ |
| 2 | IN2 | Input switch 2, active high $(50 \mathrm{~mA})$ |
| 3 | IN3 | Input switch 3, active high $(50 \mathrm{~mA})$ |
| 4 | IN4 | Input switch 4, active high $(50 \mathrm{~mA})$ |
| $5,6,7,8$ | GND | Ground, cooling |
| 9 | IN5 | Input switch 5, active high $(500 \mathrm{~mA})$ |
| 10 | IN6 | Input switch 6, active high (500 mA) |
| 11 | StA | Status output analog |
| 12 | StD | Status output digital (error = low) |
| 13 | $V_{\mathrm{S}}$ | Supply voltage |
| 14 | PREFST | Preferred state input, active low |
| 15 | Q6 | Output switch $6(500 \mathrm{~mA})$ |
| 16 | Q5 | Output switch 5 $(500 \mathrm{~mA})$ |
| $17,18,19,20$ | GND | Ground, cooling |
| 21 | Q4 | Output switch 4 $(50 \mathrm{~mA})$ |
| 22 | Q3 | Output switch $3(50 \mathrm{~mA})$ |
| 23 | Q2 | Output switch $2(50 \mathrm{~mA})$ |
| 24 | Q1 | Output switch $1(50 \mathrm{~mA})$ |

TLE 4226 G


## Block Diagram

TLE 4226 G

## Application Description

Applications in automotive electronics call for intelligent power switches that can be activated by logic signals, which have to be shorted load protected and which provide error feedback.

This IC contains six power switches connected to ground (low-side switches). On inductive loads the integrated Z -diodes clamp the discharging voltage.

By means of TTL signals on the control inputs (active high) all six switches can be activated independently of one another when a high level appears on the preferred-state input. When there is a low level on the preferred-state input, switches 1 to 4 are switched on, switches 5 and 6 are switched off regardless of the control-input levels. The inputs are highly resistive and therefore must not be left unconnected but should always be on fixed potential (noise immunity). Inputs that are not used, should be connected to low level to reduce the power consumption.
The analog status output signals the following errors by analog voltage levels:

- Overload
- Thermal overload
- Openload or shorted load to ground (only switches 5 and 6)

The following levels signal errors at the analog and digital status outputs.

| Errors | Analog Status | Digital Status |
| :--- | :--- | :--- |
| Normal function | Low | High |
| Overload | 1.0 V to 3.3 V | Low |
| Openload or shorted load to ground (only switches 5 and 6) | 1.0 V to 1.7 V | Low |
| Thermal overload | $>3.5 \mathrm{~V}$ | Low |

## Possible Input and Output Levels

| Supply Voltage $\boldsymbol{V}_{\mathbf{s}}$ | PREFST | IN1-6 | Q1-Q4 | Q5, Q6 |
| :--- | :--- | :--- | :--- | :--- |
| 2 to 5 V | Low | Random | Low | High |
| 5 V | High | Low | High | High |
| 5 V | High | High | Low | Low |

## Circuit Description

## Input Circuits

The control inputs and the preferred-state input consist of TTL-compatible Schmitt triggers with hysteresis. Driven by these stages the buffer amplifiers convert the logic signal necessary for driving the NPN power transistors.

## Switching Stages

The output stages consist of NPN power transistors with open collectors. Each stage has its own protective circuit for limiting power dissipation and shorted load current, which makes the outputs shorted load protected to the supply voltage throughout the operating range. Integrated clampdiodes limit positive voltage spikes that occur when inductive loads are discharged. Output currents, caused through negative voltages at the outputs, are compensated up to 50 mA for all outputs in total.

## Monitoring and Protective Functions

Each output is monitored (for overload) in its activated status. For the switches 1 to 4 overload is detected, if the switches are activated and the output voltage at the transistor is higher than 4.1 V for more than $10 \mu \mathrm{~s}$. The concerned output will be shutdown and both status outputs will be set. The switch can only be activated again if the corresponding input is switched off and then on again. If the output voltage does not exide 4.1 V , the output is not shutdown and the status outputs are not set, although an overload may occur. The switches 5 and 6 are protected through a SOA-circuit. It is suppressed for at least $10 \mu \mathrm{~s}$ when the switch is turned on before it can start limiting the overload current. The status outputs also monitor openload or shorted load to ground at the switches 5 and 6 in deactivated mode.

An analog signal is applied to the analog status output only when protection function is active. If several malfunctions appear coincident, the highest voltage level of the analog status output will dominate. Simultaniously the digital status output will be set.
The IC is also protected against thermal overload. If a chip temperature of typically $155{ }^{\circ} \mathrm{C}$ is attained, the status outputs monitor overtemperature. If the temperature continues to increase, the inputs and outputs of the switches 5 and 6 are shutdown. The switches 1 to 4 will not shutdown, so precaution has to be taken in the application to prevent a further increase of the chiptemperature, which may destroy the IC. After cooling down below $140^{\circ} \mathrm{C}$ the overtemperature monitoring will be reseted and the outputs of the switches 5 and 6 can be activated again.

If the minimum supply voltage for operation is not maintained, the outputs are deactivated. At a supply voltage of higher than 1.8 V , the outputs 1 to 4 are switched on, if pin 14 (PREFST) is connected to ground over a resistance smaller $1 \mathrm{M} \Omega$. The outputs 1 to 4 can be controlled via the inputs, if pin 14 (PREFST) is switched to high or not connected. Characteristics may be beyond the specified values. Full function is guaranteed in the supply voltage range of $5 \mathrm{~V} \pm 5 \%$.

## Absolute Maximum Ratings

$T_{\mathrm{j}}=-40$ to $150^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  | Unit |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Remarks |  |  |
|  |  | min. | max. |  |
|  |  |  |  |  |

## Voltages

| Supply voltage | $V_{\mathrm{S}}$ | -1 | 10 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage load circuit | $V_{\text {Q1-6 }}$ | -0.7 | 25 | V |  |
| Input voltage | $V_{\text {IN1-6 }}, \mathrm{V}_{\text {PREFST }}$ | -0.7 | 20 | V |  |

## Currents

| Output current | $I_{\text {Q1-6 }}$ |  |  |  | limited internally |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current at reverse poling | $I_{\text {Q5-6 }}$ | - 500 |  | mA |  |
| Current at reverse poling | $I_{\text {Q1-4 }}$ | - 50 |  | mA |  |
| Clamping current | $I_{\text {Qz5-6 }}$ |  | 700 | mA | see diagram |
| Clamping current | $I_{\text {QZ1-4 }}$ |  | 70 | mA |  |
| Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | Overtemperature |
|  |  |  |  |  | protection shuts down |
|  |  |  |  |  | the switches 5 and 6 |
| Storage temperature | $T_{\text {stg }}$ | - 55 | 125 | ${ }^{\circ} \mathrm{C}$ | at $165{ }^{\circ} \mathrm{C}$ |

Operating Range
$\left.\begin{array}{l|l|l|l|l|l}\hline \text { Supply voltage } & \begin{array}{l}V_{\mathrm{S}} \\ V_{\mathrm{S}}\end{array} & \begin{array}{l}4.75 \\ 4\end{array} & 5.25 & \mathrm{~V} & \\ \hline \text { Output voltage } & V_{\mathrm{Q}} & -0.3 & 24 & \mathrm{~V} & \\ \hline \text { fmbill function, but status } \\ \text { outputs cannot be } \\ \text { evaluated }\end{array}\right]$

1) Pins 5 to 8 and 17 to 20 have to be connected to the ground-plane used as thermal heatsink to achieve the optimum thermal resistance.

TLE 4226 G

## Characteristics

$V_{\mathrm{S}}=5 \mathrm{~V}$, unless stated otherwise; $T_{\mathrm{j}}=-40$ to $140^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |

Supply Voltage ( $V_{\mathrm{s}}$ )

| Quiescent current | $I_{\mathrm{S}}$ |  | 8 | 11 | mA | Outputs OFF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply Current | $I_{\mathrm{S}}$ |  | 50 | 67 | mA | Outputs ON |

## Inputs (IN1-6, PREFST)

| H-input voltage | $V_{\mathrm{IH}}$ | 1.28 | 1.8 | 2.1 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L-input voltage | $V_{\mathrm{IL}}$ | 0.9 | 1.2 | 1.5 | V |  |
| Hysteresis | $\Delta V_{\mathrm{I}}$ | 0.27 | 0.6 | 1.0 | V |  |
| H-Input current | $I_{\mathrm{H}}$ | -2 |  | 3.4 | $\mu \mathrm{~A}$ | $0.9 \mathrm{~V}<V_{\mathrm{I}}<6 \mathrm{~V}$ |
| L-Input current | $I_{\mathrm{IL}}$ | -17 |  | 1 | $\mu \mathrm{~A}$ | $0.2 \mathrm{~V}<V_{\mathrm{I}}<0.9 \mathrm{~V}$ |
| Input current | $I_{\mathrm{I}}$ | -2 |  | 3 | $\mu \mathrm{~A}$ | $0 \mathrm{~V}<V_{\mathrm{I}}<6 \mathrm{~V} ; V_{\mathrm{S}}=0 \mathrm{~V}$ |

## Power Outputs (Q1-6)

| Load Current | $I_{\text {Q1-4 }}$ | 50 |  |  | mA | $V_{\mathrm{S}}=2 \mathrm{~V}$ and resistance from PREFST to ground $<1 \mathrm{M} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Saturation voltage | $V_{\text {QSat5, } 6}$ |  | 0.5 | 0.95 | V | $I_{\mathrm{Q}}=0.4 \mathrm{~A}$; output ON |
| Saturation voltage | $V_{\text {QSat1-4 }}$ |  | 0.4 | 0.7 | V | $I_{\text {Q }}=50 \mathrm{~mA}$; output ON |
| Saturation voltage | $V_{\text {QSat1-4 }}$ |  |  | 0.25 | V | $I_{\text {Q }}=20 \mathrm{~mA}$; output ON |
| Compare voltage | $V_{\text {com }}$ | 4.1 |  | 4.7 | V |  |
| Turn-ON delay time | $t_{\text {Don }}$ | 0.2 | 1 | 1.6 | $\mu \mathrm{s}$ | see diagrams |
| Turn-OFF delay time | $t_{\text {DOFF }}$ | 0.1 | 2 | 3.5 | $\mu \mathrm{s}$ | $\begin{aligned} & 20 \mathrm{~mA}<I_{\mathrm{Q1-4}}<50 \mathrm{~mA}, \\ & 200 \mathrm{~mA}<I_{\mathrm{Q} 5,6}<500 \mathrm{~mA} \end{aligned}$ |

Overtemp. Protection
\(\left.$$
\begin{array}{l|l|l|l|l|l|l}\hline \text { Monitoring threshold } \\
\begin{array}{l}\text { Shutdown threshold } \\
\text { hysteresis }\end{array} & \begin{array}{l}T_{\text {thst }} \\
T_{\text {tho }}\end{array} & \begin{array}{l}150 \\
5\end{array} & \begin{array}{l}155 \\
10\end{array}
$$ \& \& { }^{\circ} \mathrm{C} \& only switches 5 and 6 <br>

are shut down\end{array}\right]\)|  |
| :--- | :--- | :--- | :--- |
| Reset threshold |

TLE 4226 G

Characteristics (cont'd)
$V_{\mathrm{S}}=5 \mathrm{~V}$, unless stated otherwise; $T_{\mathrm{j}}=-40$ to $140^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |

Outputs (Q1-6)

| Clamping voltage Clamping voltage | $\begin{aligned} & \hline V_{Q 1-4} \\ & V_{Q 5,6} \end{aligned}$ | $\begin{aligned} & 25.5 \\ & 25.5 \end{aligned}$ | $\begin{aligned} & 33.3 \\ & 35.1 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{V} \\ \mathrm{~V} \end{array}$ | $\begin{aligned} & I_{\mathrm{Q}}=50 \mathrm{~mA} \\ & I_{\mathrm{Q}}=500 \mathrm{~mA} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Shorted load current | $I_{\text {Q1-4 max }}$ | 60 | 170 | mA | $V_{\mathrm{Q}}<16.5 \mathrm{~V}$ |
| Shorted load current | $I_{\text {Q5, } 6}$ | 500 | 900 | mA | $V_{\mathrm{Q}} \leq 10 \mathrm{~V} ; T_{\mathrm{j}} \leq 130^{\circ} \mathrm{C}$ |
| Shorted load current | $I_{\text {Q5, } 6}$ | 480 | 900 | $\mu \mathrm{A}$ | $T_{\mathrm{j}}=150{ }^{\circ} \mathrm{C}$ |
| Sink current |  | 2 | 10 | $\mu \mathrm{A}$ | $V_{Q}=5 \mathrm{~V}$ |
| Shutdown threshold | $I_{\text {Q1-4 }}$ |  |  |  |  |
| Leakage current | $I_{05,6}$ |  | 1.9 | $\mu \mathrm{A}$ | switches off, $V_{\mathrm{Q}}=24 \mathrm{~V}$ $T_{\mathrm{i}}=125^{\circ} \mathrm{C}$ |
| Leakage current |  |  | 200 | $\mu \mathrm{A}$ | switches off, $V_{Q}=16.5 \mathrm{~V}$ $T_{\mathrm{j}}=125^{\circ} \mathrm{C}$ |

Status Output Analog (StA)

| Normal function | $V_{\text {StA }}$ |  |  | 0.5 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error output 6 | $V_{\text {StA }}$ | 1.0 |  | 1.3 | V |  |
| Error output 5 | $V_{\text {StA }}$ | 1.4 |  | 1.7 | V |  |
| Overload output 4 | $V_{\text {StA }}$ | 1.8 |  | 2.1 | V |  |
| Overload output 3 | $V_{\text {StA }}$ | 2.2 |  | 2.5 | V |  |
| Overload output 2 | $V_{\text {StA }}$ | 2.6 |  | 2.9 | V |  |
| Overload output 1 | $V_{\text {StA }}$ | 3.0 |  | 3.3 | V |  |
| Thermal overload | $V_{\text {StA }}$ | 3.5 |  |  | V |  |
| Source resistance of analog status output | $R_{\text {QStA }}$ | 30 |  | 250 | $\Omega$ | $-I_{\text {QStA }}=50 \ldots 100 \mu \mathrm{~A}$ |
| Delay time of status | $t_{\text {dStAD }}$ | 8.8 | 15 | 35 | $\mu \mathrm{s}$ | overload at switches 5 and 6 switches 5 and 6 during turn |
| Delay time of output protection | $t_{\text {dSQ1-6 }}$ | 10 |  | 30 | $\mu \mathrm{s}$ | on |

## Status Output Digital (StD)

| Pull-up resistance | $R_{\text {StD }}$ | 8 | 20 | 32 | $\mathrm{k} \Omega$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Saturation voltage | $V_{\text {StDSat }}$ |  |  | 0.4 | V | $I_{\text {StD }}=4 \mathrm{~mA}$ |



## Test Circuit

S1 in position 1: all outputs can be activated (position 1) or deactivated (position 2) by S2 S1 in position 2: preferred state


## Application Circuit

*) The capacitance depends on the inductance and current load of the supply.

Permissible Load Inductance versus Load Current


Shorted Load Current $I_{\text {a } 5,6}$ versus Output Voltage (Outputs 5 and 6)


Note:
While switching the maximum inductive loads, the maximum temperature $T_{1}$ of $150^{\circ} \mathrm{C}$ may be briefly exceeded. The IC will not be destroyed by this, but the restrictions concerning useful life should be observed.

Timing Diagrams



Signals of Inputs and Outputs of Switches 1 to 6 Normal Function (no Error)


Signals of Inputs and Outputs of Switches 1 to 4 Shorted Load to Supply Voltage of Load Circuit


Signals of Inputs and Outputs of Switches 5 and 6 Shorted Load to Supply Voltage of Load Circuit

TLE 4226 G


Signals of Inputs and Outputs of Switches 5 and 6 Shorted Load to Ground

TLE 4226 G

## Package Outlines

P-DSO-24-3<br>(Plastic Dual Small Outline Package)

## Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".
SMD = Surface Mounted Device

Edition 2002-10-21<br>Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München<br>© Infineon Technologies AG 2000. All Rights Reserved.

## Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of noninfringement, regarding circuits, descriptions and charts stated herein.
Infineon Technologiesis an approved CECC manufacturer.

## Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

## Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

